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1. Introduction 
In a realistic complexity theory for the very /,arge scale in'tegrared (VLSI) electronic 
switching circuits, which now become possible, the treatment of signal propagation delay 
in long wires plays a crucial part. This seems truly the case on the level of the emerging 
wafer scale inregration. In this technology in effect chips with 4 inch diameter are 
manufactured. On a scale like that, the signal propagation delay in long wires becomes a 
major factor. Synchronization requirements slow down the computation to a clocked 
switching time in the order of the delay in the longest wire. Such delays can be reduced 
by change of feature sizes or choice of material. The latter course is taken by the 
military sensitive investigation of very high speed integrated circuits (VHSIC). For 
instance, the use of semi-insulating Gallium-Arsenide and Silicon-on-Sapphire insulating 
substrate technologies allow switching times in the subnanosecond range [EWZL, YYC, 
TR]. New devices are afoot like the up-and-coming high-electron-mobility transistor 
(HEMT) [MS]. Historically, metals like aluminium and gold have been used in MOS-
IC's (metal on silicon). With the advent of silicon-gate MOS technology, polysilicon has 
been extensively used to form gate electrodes and interconnections. Now such metals as 
tungsten, molybdenum, titanium, tantalum and their silicides are considered for 
replacing/ complementing polysilicon [SM]. The quest for speed on chips is no luxury; 
high speed is absolutely required by many real-time applications. 
In the computational models rampant in the literature, the eloquently justified 
assumptions concerning signal propagation delay in long wires range from constant delay 
(irrespective of the wire length) [Thl, BKl, BK2, Vu, Sa], via logarithmic- [PRS, Ra, 
Th2, TR] and linear delay [CM, BPP] to signal propagation delay which is square in the 
length of wires [BPP, CM, Se]. In all of these models the width (and thickness) of wires 
is assumed to be a unit, depending on the minimal feature width of the underlying 
technology. Some of these models are more reasonable than others, while all of them 
may cover selected real life situations. Most papers cite [MRl, MC] as justification. 
However, recently [MR2] emphasized once again, that the constant delay assumption 
cannot be held in general at all, while the logarithmic delay assumption is incompatible 
with the constant wire width asumption. To achieve a propagation delay logarithmic in 
the length of the wire, by using a hierarchy of drivers [MRl, MC, MR2], electronic 
considerations show that all such wires need have the same ratio between width and 
length, that is, aspect ratio. Thus, in multilayered chips now being manufactured, the 
connect wires are grouped in metal layers according to length and in a layer with a group 
of longer wires those wires are proportionally wider and thicker. The surface area 
occupied by long wires has to be proportional to the squares of their lengths in order to 
obtain logarithmic propagation delay. This fact influences heavily the resultant 
complexity theory for VLSI computation models assuming logarithmic propagation 
delay; in particular it makes the complexity more layout sensitive than previous 
assumptions. These considerations form the subject matter of the present investigation. 
The discussion in [MRl, MC, Section 8$1 apparently has created confusion; in particular 
it has propagated the belief that logarithmic propagation delay is reconcilable with 
approximately unit width wires in a VLSI layout. To dispell that misunderstanding we 
first recapitulate the pertinent electronic facts in the spirit of [MR2], but more precisely. 
See als<i> [SM]. It has been shown [Do], by a simple theoretical derivation and an 
experimental study of actual chip layouts, that the wire length distribution in layouts 
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tends to satisfy f (i) = c /{Jo. (1 ~i ~L) and f (i) ~ 0 (L <i ). In Section 3 we 
investigate the effects of the logarithmic delay assumption (with attending constant 
aspect ratio for wires) on layouts with these wire length distributions. While leaving free 
the actual topology, placement and routing in the layouts, just consideration of the wire 
length distribution alone shows that for some distributions the logarithmic delay 
assumption necessitates an exponential increase in layout area, which in practice implies 
exponentially long connect wires. Thus the gain in greater relative propagation speed is 
completely lost by the greater distances the signals have to travel. 
Relared work. In a companion paper [Vi] we investigate the impact ·Of the signal 
propagation delay, and in particular the logarithmic delay assumption, on different 
circuit topologies with the same function. It appears that a circuit topology which is 
optimal under one delay assumption may be suboptimal under another. Systolic search 
trees or fast permutation networks like the Cube-Connected Cycles [PV] can be laid out 
to perform superior under constant or logarithmic delay assuming constant width wires. 
However, under logarithmic signal propagation delay with attending constant aspect 
ratio for the wires, they are for every layout inferior to the naive layout for a systolic 
Mesh network. With a constant aspect ratio for the wires, every layout for a complete 
N -node binary tree is shown to require area nonlinear in N, so also the H-tree layout of 
[MRl, MC]. This may be of independent interest. For an extensive discussion on how 
the propagation delay varies as a function of the wire length, and how this influences 
overall circuit performance with respect to pipelined computations, see [PRS]. Apart 
from the fact that we require a constant aspect ratio for wires to obtain logarithmic 
propagation delay, we also need to attach drivers to drive the long wires. In [MRl, 
MR2, MC] it is shown that such a driver needs an area proportional to the length of the 
wire. In [Ra] the worst-case effect of insertion of such drivers in a fixed layout is 
investigated under the assumption that all wires have the same unit wire width before 
and after insertion. 
2. Electronic basics 
The time it takes a minimum transistor to drive a wire of length L, width W and 
thickness H can be estimated as follows. The wire is assumed to have distance Dz to 
neighbouring layers and Dw to other wires in the same layer. If W 0 is the minimal width 
of a wire in the current technology, then the minimal transistor, consisting of a wire 
crossing, occupies area WJ. The total time T to drive a wire is approximated by: 
(1) 
where Rt is the resistance of the minimum transistor, Rw the resistance of the wire and 
Cw its capacitance. The total time T can be thought of as the sum of the time T d 
needed to drive a zero resistance wire of capacitance Cw, and the time Rw Cw needed to 
transport the oppropriate charge from a zero resistance source. Since the resistance of a 
wire is proportional to its length and inversely proportional to its cross section we have: 
L Rw=Pw~• (2) 
' where Pw is the resistivity of the considered wire material. The capacitance of a wire is 
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inversely proportional to the distance of its neighbouring wires and layers, and 
proportional to the area of the side facing that neighbouring layer or wire: 
H W 
Cw = fw L ( Dw + Dz ) (3) 
where fw is a proportional constant consisting of the product of the permittivity of free 
space and the dielectric constant of the insulating material (usually Si02). Thus, 
L 2 H W 
Rw Cw = Pw fw WH ( Dw + Dz ) · ( 4) 
This suggests a signal propagation time quadratic in L. However, the resistance Rt, of 
the minimum transistor, dominates in (1) for the magnitudes of L under consideration 
(smaller than, say, 1 meter). We can decrease that term by fitting a larger driver 
transistor to the wire. This transistor, in its turn, must be driven by the minimal 
transistor. Iterating this scheme, cf. [MC], we obtain a sequence of transistors, of which 
each next one is a factor a larger than the preceding one. The final transistor in the 
sequence should be large enough to drive the wire in a sufficiently short time. The time 
to drive a driver with capacitance C2 by a driver with smaller capacitance C1 is given by 
[MC]: 
C2 
T C1 ' 
(5) 
where T is the time it takes a minimal transistor to charge the gate of another minimal 
transistor. If Ct is the capacitance of the minimal transistor then we require: 
. Cw 
#drivers = loga Ct , (6) 
taking Td = # driversTa time to charge the wire if it had no resistance. The 
capacitance of the minimum transistor is given by 
w.r 
Ct = f.t Do ' (7) 
where D 0 is the thickness of the gate insulator and ft is the product of the permittivity 
of free space and the dielectric constant of the gate insulator. Thus we can drive a zero 
resistance wire of capacitance Cw through a sequence of #drivers in time: 
fwDoL H W 
Td = aTloga 2 (-D + D ) (8) f.t Wo w l 
From (1), (4) and (8) we obtain an expression for T. 
fw DoL H W L 2 H W 
T ~ a T loga 2 ( -D + D ) + Pw fw WH ( -D + D ) (9) ft W 0 w l w l 
It is therefore clear that the signal propagation time heavily depends on the various 
dimensions and materials involved in the chip. In [MR2] it was observed that by keeping 
the derivatives, with respect to L, of the two terms in the righthand side of (9) balanced: 
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aT L H W 
Lina ~ 2 Pw €w lVH ( Dw + Dz ) ' (lO) 
T grows logarithmic in L. Viz., from (9) we obtain by assumption of equality (10): 
T ~ _.!!!!.._ {In [ €w Do; ( H + W) l + J1i 1 . (1l) In a 
€t Wo Dw Dz I 
Having the minimum transistor drive the total wire outright, we obtain from (1), (4), (5) 
and (7): 
(12) 
The above shows that we can reduce the signal propagation time by employing new 
materials with more favorable characteristics, such as insulating substrates like Gallium-
Arsenide and Silicon-on-Sapphire technologies [YYC] and alternative metal (W, Mo, Ti, 
Ta) or their silicides to replace or complement polysilicon [SM]. We can also change the 
size of the wires and the interwire- and interlevel separation. Thus, for the long 
interconnect wires usually extra layers with wider metal wires are used. 
3. The expected. wire length distribution for VLSI layouts, logarithmic signal 
propagation delay and layout area 
In the sequel we make the following assumptions about the area for a VLSI layout. This 
area is expressed in A area units. The area unit is the square of the basic length unit 
which is the feature width of the underlying technology. This feature width is currently 
4·10-6 - 10·10-6 meter, and is expected to decrease in the near future to 0.5·10-6 - 4·10-6 
meter [SM, TR, YYC]. Assumptions like below need to be made in particular with 
respect to lower bound arguments. 
1. The area is taken to be the area of the smallest convex region enclosing the layout 
times the worst-case amount of cross-over c. 
2. The worst-case amount of cross-over c >0 is the least c such that no unit circle 
encloses points of more than c different edges (wires) or nodes (components or 
transistors). 
Under the weak assumptions above, we consider the worst-case 'area X cross-over' 
product rather than the area. Effectively, we consider '3-dimensional' layered chips. 
Let f : N ~ N , connected with a VLSI layout, be a function which yields the number 
f ( i ) of wires of length i in the design. 
Every VLSI layout must have a constant bounded fan-in and fan-out of wires for the 
components (transistors). If the chip area is A, then the average maximal wire length 
Lmax can be estimated by the statistical formula [SM] Lmax= KAC with K and g 
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constants which, by rule of thumb, can be set to ~ each. A reasonable assumption 
therefore is that the maximal wire length on a chip does not exceed 
Lmax = -0f · (13) 
Consequently, the amount of wires in the layout is given by 
v1A 
#wires= ~f(i) . 
i=l 
(14) 
We now identify a common class of wire-length distributions for VLSI layouts. 
Firstly, it is argued that the requirement of logarithmic propagation delay favors such 
distributions. Secondly, other studies have shown such distributions to be likely for VLSI 
layouts on both theoretical and empirical grounds. 
Under assumption (10) we can obtain a logarithmic signal propagation delay by, all other 
things being equal, maintaining: 
L 2 ( 1 + 1 ) t t (15) W Dw H Dz = cons an ' 
rather than by just keeping L 2 proportional to lVH as in [MR2]. Keeping the interwire 
distance proportional to the wire width, and the interlayer distance proportional to the 
wire height, we observe that if W, H and L are kept in proportion the desired 
logarithmic propagation delay is attained. (Note that we cannot reach this effect by 
keeping the wire width the same but using very 'tall' wires or vice versa.) The aspect 
ratio of a wire is the quotient of its width and length. To obtain a logarithmic signal 
propagation delay we thus need a fixed constant aspect ratio for all wires in the layout. 
In designing a high speed layout we therefore need to install drivers to drive the long 
wires and to design all wires with constant aspect ratio. The area taken by such a driver 
is linear in the length of the wire [MR2]: the minimal transistor occupies area W5, the 
next driver in the sequence area aW6, and so on (logal terms for an l-length wire). The 
total driver area for an l-length wire becomes W5 (l -1) / (a-1). This area is required at 
the lowest silicon layer of the chip; the long interconnect wires are executed in the upper 
metal layers. If we double the length and width of the chip then the length of the 
longest wires and the area of their drivers doubles too. The area of the lowest layer, 
however, is quadrupled and can therefore accommodate at least double the amount of 
drivers. This allows us to add a new layer to place still longer wires. These longer wires 
come on higher levels where the wires are wider. If the wires on a level k + 1 are f3 
longer, wider and taller than the wires on level k then the maximal amount of wires Nk 
on level k satisfies Nk = N 013-2k. This suggests that the number of wires f (i) of length 
i should decrease at least as fast as N 0i-2• However, in actual chip layouts the number 
of long wires may decrease less fast than this inverse square of the wire length; empirical 
wire length distributions f (i) = l c2-A J (1 ~i ~Lmax) and f (i) ~ 0 (i > Lmax) with 
1.5 < A. < 2 have been reported [Do]. To achieve logarithmic propagation delay we can 
estimate and bound the layout area occupied by the fattened wires as follows. Let C be 
the amount of area of the layout occupied by non-wire components such as transistors. 
Assuming that C is also the order of magnitude of the number of basic components like 
transisto.rs or logic gates in the cicuit we can reason as follows. Since the wires only 
serve to connect components we have C E 0( #wires) in a connected layout. The 
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components are assumed to have at most a limited t connections to attach wires, which 
we suppose to account also for the fan-in and fan-out of the interconnect wires. 
Therefore C E 0( #wires) and consequently C E 0( #wires). Since we are primarily 
interested in order of magnitude in the sequel, we are justified to use C interchangeably 
for the amount of area occupied by the non-wire components, the number of non-wire 
components and the number of wires. The maximal area occupied by the wires (and 
interwire distances) under (13) and (15) is bounded by the available area: 
VA ~ f (i)ai2 ~A -C , (16) 
i=l 
where a is the constant quotient of width and length (the aspect ratio) of the connect 
wires as required by (15). Using a simple theoretical argument and an experimental 
study of actual layouts [Do] has developed the following wire length distribution 
relationship: 
(17) 
for a normalization constant c yet to be chosen. Here Lmax is a constant related to the 
size of the array (rectangular chip) and the adequacy of the placement; and A is a 
constant characteristic of the logic. Equation (17) is derived using "Rent's Rule" which 
states that the average number of terminals per complex of C elements (in units, 
modules, cards, gates etc.) is tCP, where t is the number of connections per individual 
element and p is the Rent constant characteristic of the logic complex. The analysis goes 
by dividing a square array of cells into 4 equal square arrays recursively down until the 
individual areas are the individual elements of the original logic. On each level of the 
recursion the number of connections crossing boundary lines is determined using Rent's 
rule. This shows that A ~ 3-2p. In [Do] experimental results are given for some actual 
layouts placed using a hierarchical placement program: layouts for high-speed logic were 
p was found to be 0.75 and a layout for a hand calculator chip with p =0.59. For 
1:s;;;;A.<3, equation (17) is of the form of the Pareto-Levy distribution; similar laws occur 
in contexts like word frequencies, noise in transmission channels etc. For additional 
discussion see [Do]. Let furthermore the network be connected, so the maximal amount 
of area units C available to place the components is not greater than the number of 
wires plus 1. From (16) and (17) we can estimate the maximal figure for the 
normalization constant c. For A.*3: 
and for A.=3, 
(A -C)(3-A) 
a(A (3->.)/2_1) ' 
2(A -C) 
alogA 
Consequently, for A=tf:l & A*3 by (14): 
C ,..., VA i ,..., (A -C)(3-A)(A (1->->1 2-1) 
,...., i~/(),..., a (1-A.)(A(3->.)/2_1) 
(18a) 
(18b) 
(19a) 
and for A=3, 
For A=l, 
C ~ (A -C)(A -1) 
aA logA 
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(19b) 
VA . A-C 
C ~ i"'!;/(i) ~ a(A-l) logA . (19c) 
(Note: for A<l we obtain c<l, resulting in f(i)~O also for small i, and Ca small 
constant.) From the above analysis follows: 
Lemma 1. Let f (i) be the wire length distribution function of a chip l,ayout with 
area A . Let the signal propagation del,ay be wgarithmic and let therefore all wires in the 
l,ayout have the same aspect ratio. If f (i) = L c / i J for some const:ant c then the tot:al 
number of wires, and simil,arly the tot:al number of gates and transistors, is O(logA ). 
Since the number of components bounds the number of bits manipulated in each 
computation step, Lemma 1 tells us that this number is very much layout dependent, 
and depends in particular on the distribution of wire lengths. Consequently, even if the 
area A is polynomial in the binary size N of a problem, under a layout and signal 
propagation delay as in the lemma, the execution time, and also the period for systolic 
computation (cf. [BPP, Sa, Thl]), will be O(N) since it takes at least N /logN stages 
just to scan all N bits and for each such stage the delay in the longest wires is O(log N ). 
In some designs [Vi], however, the number of long wires decreases faster with the wire 
length. For such f the series in (16) converges also faster, and the maximal number of 
wires, and similarly the maximal number of components, may rise to order A (the area 
expressed in area units), under the logarithmic propagation delay requirement 
notwithstanding the attendant constant aspect ratio for wires. 
The const:ant wire width assumption. For comparison we give the analogous analysis 
with above under the constant wire width assumption. Then equations (13) - (14) stay 
the same but equation (16) becomes 
VA 
"'2'.if (i)i ~A -C (20) 
i=l 
Thus, for f(i) = Lci-AJ (l:s;;;;i:s;;;;v'A) and f(i)~O (i>v'A) and with A, C and c as 
above we obtain the following relations. For A= 1: 
c ~ A-C (21) 
v'A -1 
C ~ (A -C)logA 
2(v'A -1) 
For A=fal & A=fa2: 
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~ ...._(2_A-'-')(_A_-_C-'-) 
A {2-A)/2_1 (22) 
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(2-i\)(A -C)(A (1-A.)/2_ 1) c ~~~~~~~~~~~ (1-i\)(A (2-A.) /2_1) 
For i\=2: 
c~ 
c~ 
2(A -C) 
log A 
2(A -C)(v'if -1) 
v'if logA 
(Note: for A. <0 we obtain c <1.) For i\>0 we have C E 0( v'lf ). Thus: 
(23) 
Lemma 2. Let f ( i ) be the wire kngth distribution function of a chip l,ayout with 
area A under the const:ant wire width assumption. If f ( i) = L c / i >.. J (1.s:;; i .s:;; Vif) and 
f (i )~O (i > Vif) for a const:ant c then the maximal feasibk number of wires in the 
l,ayout, and simimrly the maximal number of gates and transistors in the l,ayout, is 
0( Vif) for all i\~O. 
Recall that the quotient of the length and width of a wire is its aspect ratio. By the 
previous analysis, considering just the wire length distribution while leaving free the 
actual circuit topology, placement and routing in the layouts, attaining a logarithmic 
signal propagation delay by changing constant wire width to constant aspect ratio for all 
wires in a layout can carry a surprisingly severe penalty. 
Theorem. Let the original l,ayout area be A and the original amount of wires in 
the l,ayout be C. For the wire kngth distribution f (i ) = L ci - l J for 1.s;;;i .s:;; v'lf and 
f ( i ) ~ 0 for i > v'lf, the change from const:ant wire width t;o wires with a const:ant 
aspect ratio has the following effect. 
(i) Ret:aining the original amount of wires C and the original wire kngth distribution 
rel,ative ro the l,ayout area, that is, f ( i ) = L c 'i - l J for 1.s:;; i .s:;; fr and f ( i) ~ 0 for 
i > fr with the normalization const:ant c' set t;o its maximal value, exponentially 
increases the required area A ' over the original area A . 
(ii) Ret:aining the original area A and the original wire kngth distribution, that is, 
f(i) = Lc'i- 1J for 1.s;;;i.s;;;Vif and f(i)~O for i>VA with the normalization 
const:ant c' set t;o its maximum value, reduces the maximal amount of wires in the 
l,ayout, and therefore the proportionate amount of useful components like gates and 
transist;ors, t;o C' E O(log C ). 
(iii) Ret:aining the original amount of wires C (or l,ogic components) and the original 
area A requires a thorough change gf wire kngth distribution t;o f'(i) = Lc'i->..J 
for 1.s:;; i .s:;; Y.A and f (i ) ~ 0 for i > v'lf and the normalization const:ant c' set t;o its 
maximum value. Each i\ ~ 2 + E: for some small t>O depending only on A and a 
suffices. For a given network t;opol,ogy this ent:ails a pl,acement and routing of the 
l,ayout which may well be impossibk in many cases. 
Pr9of. Since we assume the circuit to be connected we have A >A - C >A / 2 in 
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the various equations. We also assume A >> 1. 
(i). Equate expression (21) for C with expression (19c) for C, with A' substituted for A 
in the latter. This yields log A' E n( \IA:). 
(ii). Substitute C' for C in equation (21) and express C' in terms of C by eliminating A 
from the resulting equation and (19c). 
(iii). Equate expression (21) for C with expression (19a) for C (expressions (19b) and 
(19c) contradict (21)). The terms (A -C) on both sides cancel each other. Solving A 
yields A = 2 +t:(A , a) > 2 with t:(A, a )~0 for A ~oo and a constant. Every distribution 
with exponent equal or larger than this A suffices. D 
We observe that in case (i) of the Theorem the wires get so long that the logarithmic 
propagation delay turns out to yield about the same absolute time delay as in the 
original wires. In case (ii) of the Theorem matters are probably as bad because the bit 
capacity of the chip has been logarithmically reduced. Finally, in case (iii) of the 
Theorem the subject circuit topology may not have a layout with the required wire 
length distribution. 
For values of the exponent A> 1 in the wire length distribution the analog of the 
Theorem holds with polynomial relationships in cases (i) and (ii). For A>3, the the 
number of long wires decreases so fast with the wire length that it suffices that 
A' E 0(A ) in (i), C' E 0( C) in (ii) and nearly the same wire length distribution function 
suffices in (iii). However, A>3 implies a negative Rent constant p since A~ 3-2p in 
[Do], and therefore layouts which do not satisfy Rent's Rule. The reader is invited to 
analyse the relations for different values of A. We· look at one more case, the wire length 
distribution with A = 2, which is interesting because it is associated with hierarchical 
designs. For A = 2, the different parts of the Theorem yield the following: 
(i) A' E n(A 2 / log2 A ) . 
(ii) C' E O(VC logC). 
(iii) This requires a ch~e to a new distribution function f'(i) = Lc'i->.J (l:i;;;;;i:i;;;;;\/A:) 
and f '(i )~O (i > v' A ) with the new normalization constant c' set to its maximum 
value. Each A;;a.3 suffices. 
Network topologies, which can be realized with constant width wires, may not be 
realizable at all on a multilevel Manhattan grid geometry with all wires having the same 
aspect ratio. Even for network topologies which do have a layout with a constant aspect 
ratio for the wires, the Theorem shows that the increase in area can be so much that the 
amplification in length of the wires will nullify (or worse) the increase in speed due to a 
change from linear or square propagation delay to a logarithmic one. It therefore appears 
that but circuits with proper topologies, for which there are layouts with the considered 
wire length distributions with relative large A, are proper candidates for an improvement 
of speed by a logarithmic signal propagation delay. This matter is treated in [Vi]. 
The inspiration to investigate the subjects in this paper and [Vi] was supplied by a 
lecture by Martin Rem on the subject of [MR2] in the 1980/1981 Computer Science Col-
loquium on "Complexity and Algorithms" at the (former) Mathematisch Centrum . 
.. 
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